The Power of Assertions in SystemVerilog

Có: 0 sản phẩm trong giỏ

The Power of Assertions in SystemVerilog
  • Mã SP: AF0EB-14419
  • Giá NY: Liên hệ
  • Giá bán: Liên hệ
  • Tình trạng:
  • Khuyến mãi:
  • Lượt xem: 3100
  • Hardcover: 561 pages
    Publisher: Springer; 1st Edition. edition (October 22, 2010)
    Language: English
    ISBN-10: 1441965998
    ISBN-13: 978-1441965998
    Product Dimensions: 9.4 x 6.3 x 1.5 inches
  • Tags: Bàn Map
Đơn vị tiền tệ
  • Số lượng:
  • Thành tiền
  • Hardcover: 561 pages
  • Publisher: Springer; 1st Edition. edition (October 22, 2010)
  • Language: English
  • ISBN-10: 1441965998
  • ISBN-13: 978-1441965998
  • Product Dimensions: 9.4 x 6.3 x 1.5 inches
This book provides a deeper understanding of the meaning of the enhancements contained in the new SystemVerilog 1800-2009 LRM. In particular, it discusses the context of practical deployment in hardware design projects. The material also addresses language implementation alternatives and their impact on simulation performance as well as the ability to debug them in simulation and formal verification environments. The underlying performance issues are illustrated for practical examples drawn from the author's experience.
Link Exchange: Duong Ren - Kinh Hien Vi - Panme - Ban Map - Thuoc Cap-